


REMARKS

This amendment is being made pursuant to 37 C.F.R. §1.312. Accordingly, all pending claims in the instant application are allowed. Applicants have amended claims 180, 183, 187, 188, 190, and 191 to improve the form of these claims by providing proper antecedent basis. No new matter has been added. Applicant's respectfully request entry of the foregoing amendment.

Respectfully submitted,

Date:

April 6, 2001



Neil A. Steinberg  
Reg. No. 34,735  
650-947-5325

**Match & Return**

Version With Markings to Show Changes Made

1        180. (amended) An integrated circuit device comprising:  
2        input receiver circuitry to sample an operation code  
3        synchronously with respect to a first transition of an [the] external  
4        clock signal;  
5        output driver circuitry to output data in response to the  
6        operation code specifying a read operation, wherein:  
7        the output driver circuitry outputs a first portion of data in  
8        response to a rising edge transition of the [first] external  
9        clock signal; and  
10       the output driver circuitry outputs a second portion of data  
11       in response to a falling edge transition of the [first]  
12       external clock signal.

1        183. (amended) The integrated circuit device of claim 182  
2        wherein the input receiver [circuit] circuitry samples the address  
3        information synchronously with respect to a second transition of the  
4        external clock signal.

1        187. (amended) The integrated circuit device of claim 180  
2        wherein both the rising and falling edge transitions of the [first]  
3        external clock signal include voltage swings of less than one volt.

1        188. (amended) The integrated circuit device of claim 180  
2        wherein the rising edge transition of the [first] external clock

**Match & Return**

3 signal and the falling edge transition of the external clock signal  
4 transpire in one clock cycle of the [first] external clock signal.

1 190. (amended) The integrated circuit device of claim 180  
2 wherein the input receiver circuitry receives a value which is  
3 representative of a number of clock cycles of the external clock  
4 signal to transpire before the output [drivers] driver circuitry  
5 outputs data.

1 191. (amended) The integrated circuit device of claim 190  
2 further including a programmable register to store the value which is  
3 representative of a number of clock cycles of the external clock  
4 signal to transpire before the output driver circuitry outputs data.

**Match & Return**